Patter port butter for the unknown is all industrial to accomplete and showers including the time for receiving retractions, according data quarter for the control of the production of the pro	THIS REVIS	SION DESC		OF REVISION AS BEEN AUTH	ON (NOR) ORIZED FOR THE D	OCUMENT LISTED.	1. DATE (YYMMDD) 95-06-08	Form Approved OMB No. 0704-0188
4. ORIGINATOR D. ADDRESS (Rivest, City, State, 2) Code) Defense Electronics Supply Center 1507 Wilmington Pike 1507 Wilmington P	Public reporting bu gathering and mai aspect of this colle for Information (urden for this containing the datection of informations and	ollection is estimated to ave ta needed, and completing nation, including suggesti d Reports. 1215 Jefferso	erage 2 hours per res g and reviewing the c ions for reducing this on Davis Highway. So	ponse, including the time fo ollection of information. Ser burden, to Department of D uite 1204. Arlington, VA 223	r reviewing instructions, seard d comments regarding this b efense, Washingtion Headqu 202-4302, and to the Office o	ching existing data sources, urden estimate or any other arters Services, Directorate f Management and Budget.	
A. ORIGINATOR a. TYPED NAME (First, Middle Initial, Last) a. TYPED NAME (First, Middle Initial, Last) b. TYPED NAME (First, Middle Initial, Last) 9. TITLE OF DOCUMENT MICROGROUT, DIGITAL, CMOS, GRAPHICS SYSTEM PROCESSOR, MONOLITHIC SILLCON 10. REVISION LETTER a. CURRENT b. NEW c. CURRENT c. CURRENT b. NEW D. NIA 11. ECP NO. NIA 12. CONFIGURATION ITEM (OR SYSTEM) TO WHICH ECP APPLIES All 13. DESCRIPTION OF REVISION Sheet 1: Revisions ltr column; add "D'. Revision date column; add "So-60-608". Revision date column; add "So-60-608". Revision level block; add "D'. Revision side column; add "So-60-608". Revision level block; add "D'. Revision level block; and "D'. Sheet 3: 1.3 Absolute maximum ratings: Thermal resistance junction-to-case (9 _L C), delete "See MIL-M-38510, appendix C" and substitute "See MIL-STD-1835". 1.5 Digital louic testing for device classes Q and V, delete "2/" and substitute "4/". Revision level block; change to "D'. Sheet 23: FIGURE 2. Functional block diagram, delete and replace as shown on page 2. Revision level block; change to "D". NOR continued on next page. 14. THIS SECTION FOR GOVERNMENT USE ONLY a. (2) Revised document must be received before manufacturer may incorporate this change. (3) Custodian of master document shall make above revision and furnish revised document. b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT C. TYPED NAME (First, Middle Initial, Last) Thomas M. Hess 15a. ACTIVITY ACCOMPLISHING REVISION D. REVISION COMPLETED (Signature) c. DATE SIGNED (YYMMDD) 95-66-98 15a. ACTIVITY ACCOMPLISHING REVISION D. REVISION COMPLETED (Signature)	Paperwork Redu PLEASE DO NOT CONTRACTING	iction Project (RETURN YOU OFFICER FO	0704-0188), Washington UR COMPLETED FORM T OR THE CONTRACT/ PR	, DC 20503. O EITHER OF THESE OCURING ACTIVITY	ADDRESSED. RETURN NUMBER LISTED IN ITEM	COMPLETED FORM TO THE 12 OF THIS FORM.	E GOVERNMENT ISSUING	3. DODAAC
a. I YPED NAME (First, Micade Initial), Last) Daylon, OH 45444-5765 Daylon, OH 45444-5765 1. CAGE CODE 67288 S. DOCKMEN NO. S962-91623 S. TITLE OF DOCUMENT MICROCIRCUIT, DIGITAL, CMOS, GRAPHICS SYSTEM PROCESSOR. MONOLITHIC SILICON 10. REVISION LETTER a. CURRENT b. NEW c. c	4. ORIGINAT	OR		Defense Elec	tronics Supply Center	Code)		
MICROCIRCUIT, DIGITAL, CMOS, GRAPHICS SYSTEM PROCESSOR, MONOLITHIC SILICON 12. CONFIGURATION ITEM (OR SYSTEM) TO WHICH ECP APPLIES All 13. DESCRIPTION OF REVISION Sheet 1: Revisions ltr column; add "D". Revisions description column; add "D". Revision level block; bangle to "D". Sheet 3: 1.3 Absolute maximum ratings: Thermal resistance junction-to-case (e ₃ C), delete "See MIL-M-38510, appendix C" and substitute "See MIL-STD-1835". 1.5 Digital logic testing for device classes Q and V, delete "2" and substitute "4". Revision level block; changle to "D". Sheet 23: FIGURE 2. Functional block diagram. delete and replace as shown on page 2. Revision level block; change to "D". NOR continued on next page. 14. THIS SECTION FOR GOVERNMENT USE ONLY a. (X one) X 1 (1) Existing document supplemented by the NOR may be used in manufacture. (2) Revised document must be received before manufacturer may incorporate this change. (3) Custodian of master document shall make above revision and furnish revised document. b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT DESC-ELDC 1. DATE SIGNED (YYMMDD) 95-96-98 15. ACTIVITY ACCOMPLISHING REVISION 15. DATE SIGNED (YYMMDD) 95-96-98		AME (First,	Middle Initial,					
12. CONFIGURATION ITEM (OR SYSTEM) TO WHICH ECP APPLIES All 13. DESCRIPTION OF REVISION Sheet 1: Revisions Itr column; add "D". Revisions date column; add "Changes in accordance with NOR 5962-R118-95". Revisions date column; add "95-06-08". Revision level block; add "D". Revision level block; for sheets 1, 3, and 23, change to "D". Sheet 3: 1.3 Absolute maximum ratings: Thermal resistance junction-to-case (e _{JC}), delete "See MIL-M-39510, appendix C" and substitute "See MIL-STD-1835". 1.5 Digital logic lesting for device plasses Q and V, delete "2/" and substitute "4/". Revision level block; change to "D". Sheet 23: FIGURE 2. Functional block diagram, delete and replace as shown on page 2. Revision level block; change to "D". NOR continued on next page. 14. THIS SECTION FOR GOVERNMENT USE ONLY a. (X one) X. (1) Existing document supplemented by the NOR may be used in manufacture. (2) Revised document must be received before manufacturer may incorporate this change. (3) Custodian of master document shall make above revision and furnish revised document. b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT c. TYPED NAME (First, Middle Initial, Last) DESC-ELDC 15. DATE SIGNED (YYMMDD) Chief, Custom Microelectronics 15. DATE SIGNED (YYMMDD) S-66-08 15. ACTIVITY ACCOMPLISHING REVISION 15. DATE SIGNED (YYMMDD)				RAPHICS SYSTE	EM PROCESSOR,	10. REVISION LETT	ER	11. ECP NO.
All 3. DESCRIPTION OF REVISION Sheet 1: Revisions Iter column; add "D". Revisions description column; add "S-06-08". Revisions description column; add "S-06-08". Revisions deter column; add "95-06-08". Revisions date column; add "95-06-08". Revisions date column; add "95-06-08". Revisions date column; add "95-06-08". Revision level block; add "D". Rev status of sheets; for sheets 1, 3, and 23, change to "D". Sheet 3: 1.3 Absolute maximum ratings: Thermal resistance junction-to-case (9 ₁ O), delete "See MIL-M-38510, appendix C" and substitute "See MIL-STD-1835". 1.5 Digital logic testing for device classes Q and V, delete "2" and substitute "4". Revision level block; change to "D". Sheet 23: FIGURE 2. Functional block diagram, delete and replace as shown on page 2. Revision level block; change to "D". NOR continued on next page. 14. THIS SECTION FOR GOVERNMENT USE ONLY a. (X one) X (1) Existing document supplemented by the NOR may be used in manufacture. (2) Revised document must be received before manufacturer may incorporate this change. (3) Custodian of master document shall make above revision and furnish revised document. b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT C. TYPED NAME (First, Middle Initial, Last) Thomas M. Hess 15. DATE SIGNED (YYMMDD) 95-06-08 15a. ACTIVITY ACCOMPLISHING REVISION b. REVISION COMPLETED (Signature) C. DATE SIGNED	MONOLI	THIC SILIC	CON			_		N/A
Sheet 1: Revisions ltr column; add "D". Revisions description column; add "Changes in accordance with NOR 5962-R118-95". Revisions date column; add "95-06-08". Revision level block; add "D". Rev status of sheets; for sheets 1, 3, and 23, change to "D". Sheet 3: 1.3 Absolute maximum ratings: Thermal resistance junction-to-case (9 _{JC}), delete "See MIL-M-38510, appendix C" and substitute "See MIL-STD-1835". 1.5 Digital logic testing for device classes Q and V, delete "2/" and substitute "4/". Revision level block; change to "D". Sheet 23: FIGURE 2. Functional block diagram, delete and replace as shown on page 2. Revision level block; change to "D". NOR continued on next page. 14. THIS SECTION FOR GOVERNMENT USE ONLY a. (X one) X (1) Existing document supplemented by the NOR may be used in manufacture. (2) Revised document must be received before manufacturer may incorporate this change. (3) Custodian of master document shall make above revision and furnish revised document. b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT c. TYPED NAME (First, Middle Initial, Last) DESC-ELDC Thomas M. Hess 1. DATE SIGNED (YYMMDD) 95-06-08 15. ACTIVITY ACCOMPLISHING REVISION b. REVISION COMPLETED (Signature) 15. DATE SIGNED (YYMMDD)		JRATION I	ITEM (OR SYSTEM	I) TO WHICH EC	CP APPLIES	<u> </u>		
Revisions description column; add "Changes in accordance with NOR 5962-R118-95". Revision level block; add "D". Rev status of sheets; for sheets 1, 3, and 23, change to "D". Sheet 3: 1.3 Absolute maximum ratings: Thermal resistance junction-to-case (e, j_C), delete "See MIL-M-38510, appendix C" and substitute "See MIL-STD-1835". 1.5 Digital logic testing for device classes Q and V, Revision level block; change to "D". Sheet 23: FIGURE 2. Functional block diagram. delete and replace as shown on page 2. Revision level block; change to "D". NOR continued on next page. 14. THIS SECTION FOR GOVERNMENT USE ONLY a. (X one) X (1) Existing document supplemented by the NOR may be used in manufacture. (2) Revised document must be received before manufacturer may incorporate this change. (3) Custodian of master document shall make above revision and furnish revised document. b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT C. TYPED NAME (First, Middle Initial, Last) DESC-ELDC Thomas M. Hess f. DATE SIGNED (YYMMDD) S-0-6-08 15a. ACTIVITY ACCOMPLISHING REVISION b. REVISION COMPLETED (Signature) c. DATE SIGNED (YYMMDD)	13. DESCRIF	PTION OF	REVISION					
NOR continued on next page. 14. THIS SECTION FOR GOVERNMENT USE ONLY a. (X one) X (1) Existing document supplemented by the NOR may be used in manufacture. (2) Revised document must be received before manufacturer may incorporate this change. (3) Custodian of master document shall make above revision and furnish revised document. b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT c. TYPED NAME (First, Middle Initial, Last) DESC-ELDC 1. DATE SIGNED (YYMMDD) 95-06-08 15a. ACTIVITY ACCOMPLISHING REVISION b. REVISION COMPLETED (Signature) c. DATE SIGNED (YYMMDD)	Rev Rev Rev Rev Sheet 3: 1.	isions descisions date isions date ision level status of	cription column; add column; add "95-0 block; add "D". sheets; for sheets are maximum ratings and substitute "Sogic testing for develock; change to Functional block.	06-08". 1, 3, and 23, chast Thermal resiste MIL-STD-18 rice classes Q as "D". diagram. delete	ange to "D". tance junction-to-cas 35". <u>nd V</u> , delete " <u>2</u> /" and	e (θ _{JC}), delete "See M substitute " <u>4</u> /".	IIL-M-38510,	
a. (X one) X								
(2) Revised document must be received before manufacturer may incorporate this change. (3) Custodian of master document shall make above revision and furnish revised document. b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT DESC-ELDC Thomas M. Hess c. TYPED NAME (First, Middle Initial, Last) Thomas M. Hess f. DATE SIGNED (YYMMDD) (YYMMDD) Thomas M. Hess 5. ACTIVITY ACCOMPLISHING REVISION D. REVISION COMPLETED (Signature) C. DATE SIGNED (YYMMDD)	14. THIS SEC	CTION FO	R GOVERNMENT (JSE ONLY				
(3) Custodian of master document shall make above revision and furnish revised document. b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT DESC-ELDC Thomas M. Hess d. TITLE Chief, Custom Microelectronics Thomas M. Hess 95-06-08 15a. ACTIVITY ACCOMPLISHING REVISION Cityped Name (First, Middle Initial, Last) Thomas M. Hess 95-06-08 C. DATE SIGNED (YYMMDD) C. DATE SIGNED (YYMMDD)	a. (X one)	Х	(1) Existing docume	ent supplemente	d by the NOR may be	used in manufacture.		
b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT DESC-ELDC Thomas M. Hess d. TITLE Chief, Custom Microelectronics Thomas M. Hess Thomas M. Hess 95-06-08 15a. ACTIVITY ACCOMPLISHING REVISION DESC-ELDC Thomas M. Hess C. TYPED NAME (First, Middle Initial, Last) Thomas M. Hess F. DATE SIGNED (YYMMDD) C. DATE SIGNED (YYMMDD)			(2) Revised docum	ent must be rece	ived before manufactu	rer may incorporate this	change.	
DESC-ELDC d. TITLE Chief, Custom Microelectronics 15a. ACTIVITY ACCOMPLISHING REVISION DESC-ELDC e. SIGNATURE Thomas M. Hess P5-06-08 b. REVISION COMPLETED (Signature) c. DATE SIGNED (YYMMDD) c. DATE SIGNED (YYMMDD)			(3) Custodian of ma	aster document s	hall make above revisi	on and furnish revised o	document.	
d. TITLE e. SIGNATURE Thomas M. Hess 15a. ACTIVITY ACCOMPLISHING REVISION b. REVISION COMPLETED (Signature) c. DATE SIGNED (YYMMDD) c. DATE SIGNED (YYMMDD)	b. ACTIVITY	AUTHORI	ZED TO APPROVE	CHANGE FOR	GOVERNMENT	c. TYPED NAME (Fir	rst, Middle Initial, Last)	
Chief, Custom Microelectronics Thomas M. Hess 95-06-08 15a. ACTIVITY ACCOMPLISHING REVISION D. REVISION COMPLETED (Signature) C. DATE SIGNED (YYMMDD)	DESC-ELD	C				Thomas M. Hess		
Chief, Custom Microelectronics Thomas M. Hess 95-06-08 15a. ACTIVITY ACCOMPLISHING REVISION b. REVISION COMPLETED (Signature) c. DATE SIGNED (YYMMDD)	d. TITLE				e. SIGNATURE			
(YYMMDD)	Chief, Cust	om Microel	ectronics		Thomas M. Hess			'
	15a. ACTIVIT		IPLISHING REVISIO	ON	b. REVISION COMP	PLETED (Signature)		

10. DESCRIPTION OF REVISION - CONTINUED Document No.: 5962-91623 Revision: D NOR No.: 5962-R118-95 Sheet: 2 of 2 BUFFER/ HA5-HA31 27 PAGE-MODE REGISTER HOST ADDRESS LADO-LAD31 LATCH HBSO-HBS3 [RCAO-RCA12 MUX HCS DDIN I/O REGS РС HREAD BUS CONTROL DDOUT HWRITE HOST INTERFACE ST CACHE RAS HINT REGISTER FILE A LRU HRDY CASO-CAS3 DRAM/ HDST -VRAM INTERFACE WE HOE -REGISTER FILE B TR/QE MULTI-PROCESSOR INTERFACE \overline{GI} ALTCH DECODE ĒΟ SF SP R1 PGMD LOCAL MEMORY AND BUS TIMING SIZE 16 EMU0 BUS INTERFACE LRDY EMU1 EMULATION INTERFACE BUSFLT EMU2 CAMD ALU EMU3 VSYNC CLKIN HSVNC MICROCONTROL ROM SYSTEM CLOCKS LCLK1 -VIDEO TIMING AND CONTROL BARREL SHIFTER CSYNC/HBLNK LCLK2 -

➤ CBLNK/VBLNK

VCLK SCLK

FIGURE 2. Functional block diagram.


RESET, LINTI,

RESET AND INTERRUPTS

								ſ	REVIS	IONS										
LTR						DESCF	RIPTIO	N					D	ATE (′R-MO-E	DA)		APPF	ROVED)
А	Cha	Changes in accordance with NOR 5962-R144-9							44-93	3. 93-06-15				M.L.Poelking						
В	Add	devic	e 03.	Edito	rial ch	nange	s thro	ugho	ut.				94-0)4-18			M.L.Poelking			
С	Add	devic	ce 04.	Edito	rial ch	nange	s thro	ugho	ut.				95-0)3-25			M.L	.Poell	king	
REV	С	С	С	С	С	С	С	С	С	С	С	С	С	С						
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	48						
REV	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
OF SHEETS	5			RE\ SHE			C 1	C 2	C 3	C 4	C 5	C 6	C 7	C 8	C 9	C 10	C 11	C 12	C 13	C 14
PMIC N/A					PARED omas M						DI	EFEN				S SUF		CENTI	ER	
	ITAF	RY			CKED H. Noh	BY				N 41/		OID (0 454				
DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL			ROVED					GR	APH	ICS		TEM	PRO	_, CI DCES						
DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 92-04-27					SIZE		CAG	SE COI	DE		50	62-	.014	623						
41400	NI/A			REV	ISION	LEVE	L				1	6	67268		5962-91623					
AMSC N/A				С					SHE	ET	1	(OF	48						

1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	34020-28	Graphics system processor
02	34020-30	Graphics system processor
03	34020A-32	Graphics system processor
04	34020A-40	Graphics system processor

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

Μ

Vendor self-certification to the requirements for non-JAN class B

microcircuits in accordance with 1.2.1 of MIL-STD-883

Q or V

Certification and qualification to MIL-I-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Χ	CMGA7-P145	145	Pin grid array
Υ	CQCC1-F132	132	Leaded chip carrier

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-91623
	REVISION LEVEL C	SHEET 2

1.3 Absolute maximum ratings. 1/

Thermal resistance, junction-to-case (Θ_{JC}) ------ See MIL-M-38510, appendix C

1.4 Recommended operating conditions.

Supply voltage range (V_{CC}):

Device 01, 03 ------ 4.5 V dc to 5.5 V dc
Device 02, 04 ----- 4.75 V dc to 5.25 V dc

Case operating temperature range (T $_{C}$) ----- -55 $^{\circ}$ C to +125 $^{\circ}$ C

1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MII -STD-883, test method 5012)

logic tests (MIL-STD-883, test method 5012) ----- XX percent 2/

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} All voltage values are with respect to V_{SS}.

 $[\]underline{3}$ / Take care to provide a minimum inductance path between the V_{SS} pins and system ground in order to miminize noise on V_{SS}.

^{4/} Values will be added when they become available.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, bulletin, and handbook</u>. Unless otherwise specified, the following specification, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-I-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780 - Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	4

- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.
- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M, the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-I-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-91623
	REVISION LEVEL C	SHEET 5

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics}.$

Test	Symbol	Condi 55° C <u>≤</u> T _C		Group A subgroups	Device types	Lir	nits	Unit
		V _{CC} = 4.5 V t unless otherw	o 5.5 V <u>1</u> / <u>2</u>			Min	Min Max	
High level input voltage	V _{IH}		BUSFLT, LRDY, VCLK, PGMD, STZE16	1, 2, 3	All	2.3		V
			CLKIN only			3.0		
		HWRTTE, HREAD, HA5-HA31, HCS, HBSO-HBS3	CSYNC, HSYNC, VSYNC			2.3		
			All other input pins			2.0		
Low level input	V _{IL}		HCS	1, 2, 3	All	-0.3		
voltage			All other input pins	1, 2, 3	All	-0.3		
High level output voltage	V _{OH}	V _{CC} = min, I _{OH} = 400 μA		1, 2, 3	All	2.6		
Low lever output voltage	V _{OL}	$V_{CC} = max,$ $I_{OL} = 2 mA$	DDIN, HTNT, HRDY, RO, R, EMU3	1, 2, 3	All			
			HSYNC, VSYNC	1	All			
			All other input pins		All			
Output leakage	lo	V _{CC} = max	V _O = 2.8 V	1, 2, 3	All			μΑ
current (high impedance)			V _O = 0.6 V]				
Input current	I _I	V _I = V _{SS} to V _{CC}	3/ All input pins	1, 2, 3	All			
Supply current	l _{CC}	V _{CC} = max, freq =	max	1, 2, 3	01-03			mA
					04			
Input capacitance	Cl	See 4.4.1.b		4	All			pF
Output capacitance	c _o	See 4.4.1.b		4	All			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	6

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test	Symbol Conditions $55^{\circ} \text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{C}$			Group A subgroups	Device types	Limits		Unit
		$V_{CC} = 4.5 \text{ V}$	to 5.5 V <u>1</u> / <u>2</u> / wise specified			Min	Max	1
Functional test		See 4.4.1.c		7, 8	All			
Period, CLKIN	t _{C1}	See figure 3 (1)		9, 10, 11	01	35		
(t _Q)					02	33		
					03	31.25		
					04	25		
Pulse duration,	t _{w1}	See figure 3 (2)		9, 10, 11	01-03	10		
CLKIN high					04	8		
Pulse duration,	t _{w2}	See figure 3 (3)		9, 10, 11	01-03	10		
CLKIN low					04	8		
Transition time, CLKIN	t _{t1}	See figure 3 (4) <u>4</u> /		9, 10, 11	All	2		
Hold time, RESET	t _{h1}	See figure 3 (5)		9, 10, 11	01-03	15		
low after CLKIN high		<u>5</u> /			04	12		1
Setup time, RESET	t _{su1}	See figure 3 (6)		9, 10, 11	01-03	10		
high to CLKIN going high		<u>5</u> /			04	6		1
Pulse width, RESET low	t _{w3}	See figure 3 (7) <u>6</u> /	Initial reset during powerup	9, 10, 11	All	160t _Q -40		
			Reset during active operation			160t _Q -40		
Setup time, HCS low to r high to configure self- bootstrap mode	t _{su2}	See figure 3 (8)		9, 10, 11	All	8t _Q +55		
Delay time, HCS going high to RESET high to configure self- bootstrap mode	t _{d1}	See figure 3 (9)		9, 10, 11	All		4t _Q -50	
Pulse width, HCS low to configure GPS in self- bootstrap mode	t _{w4}	See figure 3 (10)		9, 10, 11	All	4t _Q +55		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 7

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test	Symbol	Conditions $55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$	Group A subgroups	Device types	Limits	6	Unit
		V _{CC} = 4.5 V to 5.5 V <u>1</u> / <u>2</u> / unless otherwise specified			Min	Max	
Period of local clocks LCLK1, LCLK2	t _{c2}	See figure 3 (11) <u>8</u> /	9, 10, 11	All	4t _{c1} +s		ns
Pulse width, local clock high	t _{w5}	See figure 3 (12)	9, 10, 11	01-03	2t _Q -15		
Clock High				04	2t _Q -13.5		
Pulse width, LCLK1 high (measured at 1.5 V)	t _{w6}	See figure 3 (12a)	9, 10, 11	01-03 04	2t _Q -10 2t _O -7		
Pulse width, local	t _{w7}	See figure 3 (13)	9, 10, 11	01-03	2t _O -15+S		
clock low	w/	333 ngui 3 3 (13)	0, 10, 11	04	2t _Q - 13.5+S		
Pulse width, LCLK1	t _{w8}	See figure 3 (13a)	9, 10, 11	01-03	2t _O -10+S		
low (measured at 1.5 V)				04	2t _Q -7+S		
Transition time,	t _{t2}	See figure 3 (14)	9, 10, 11	01-03		15	
LCLK1 or LCLK2				04		13.5	1
Hold time, LCLK2 low after LCLK1	t _{h2}	See figure 3 (15)	9, 10, 11	01-03	t _Q -15		
high				04	t _Q -13.5		
Hold time, LCLK1 high after LCLK2	t _{h3}	See figure 3 (16)	9, 10, 11	01-03	t _Q -15		
high				04	t _Q -13.5		
Hold time, LCLK2 high after LCLK1	t _{h4}	See figure 3 (17)	9, 10, 11	01-03	t _Q -15		
low				04	t _Q -13.5		
Hold time, LCLK1	t _{h5}	See figure 3 (18)	9, 10, 11	01-03	t _Q -15+S		
low after LCLK2 low				04	t _Q -13.5 +S		
Hold time, LCLK2	t _{h6}	See figure 3 (19)	9, 10, 11	01-03	3t _Q -15		
high after LCLK1 high				04	3t _Q -13.5		
Hold time, LCLK1	t _{h7}	See figure 3 (20)	9, 10, 11	01-03	3t _Q -15+S		
low after LCLK2 high				04	3t _Q -13.5+S		
Hold time, LCLK2	t _{h8}	See figure 3 (21)	9, 10, 11	01-03	3t _Q -15+S		
low after LCLK1 low				04	3t _Q -13.5+S		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	8

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test	Symbol	Conditions 55° C \leq T _C \leq +125 $^{\circ}$ C	Group A subgroups	Device types	Lim	its	Uni
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V } \underline{1}/\underline{2}/$ unless otherwise specified		91	Min	Max	
Hold time, LCLK1	t _{h9}	See figure 3 (22)	9, 10, 11	01-03	3t _Q -15+S		ns
high after LCLK2 low				04	3t _Q - 13.5+S		
Hold time, LCLKx <u>9/</u> to output signal not valid	t _{h10}		9, 10, 11	All	t _Q -15		
Delay time, LCLKx start of transi- tion to output	art of transi- on to output DDOUT, DDIN, EMU3, HOE, RO, RT, HDST, WE	All		t _Q +15			
signal valid <u>9</u> /		Slow: LAD, RCA, SF				t _Q +22	
Hold time, output signal valid to output signal	signal valid to DDOUT, DDIN, EMU3, HOE, RO,	DDOUT, DDIN, EMU3, HOE, RO,	9, 10, 11	All	nt _Q -16		
not valid <u>9</u> /				nt _Q -22			
Delay time, output signal started output signal	t _{d3}	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, RO, R1, HDST, WE	9, 10, 11	All		nt _Q +15	
valid <u>9</u> /		Slow: LAD, RCA, SF				nt _Q +22	
Transition time, output signal	t _{t3}	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, RO, R1, HDST, WE	9, 10, 11	All		15	
<u>9</u> /		Slow: LAD, RCA, SF]			22	
Pulse width, output signal high <u>9</u> /	t _{w9}	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, RO, R1, HDST, WE	9, 10, 11	All	nt _Q -15		
		Slow: LAD, RCA, SF			nt _Q -22		
Pulse width, output signal low <u>9</u> /	t _{w10}	Fast: RAS, CAS, ALTCH, TR/QE, DDOUT, DDIN, EMU3, HOE, RO, R1, HDST, WE	9, 10, 11	All	nt _Q -15		
		Slow: LAD, RCA, SF			nt _O -22		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	9

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions $55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$	Group A subgroups	Device types	Lir	nits	Uni
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V } \underline{1}/\underline{2}/$ unless otherwise specified			Min	Max	
Setup time, address	t _{su3}	See figure 3 (23)	9,10,11	01-03	12		
prior to HCS going low				04	10		
Hold time, address	t _{h12}	See figure 3 (24)	9,10,11	01-03	12		
after HCS low				04	10		
Pulse widthe, HCS	t _{w11}	See figure 3 (25)	9,10,11	01-03	28		
high				04	25		
Pulse width, HREAD	t _{w12}	See figure 3 (26)	9,10,11	01-03	28		
high				04	25		
Pulse width,	t _{w13}	See figure 3 (27)	9,10,11	01-03	28		
HWRTTE high				04	25		
Setup time, HREAD high to HWRTTE	t _{su4}	See figure 3 (28)	9,10,11	01-03	28		
going low				04	25		
Setup time, HWRTTE high to HREAD	t _{su5}	See figure 3 (29)	9,10,11	01-03	28		
going low				04	25		
Pulse width, HREAD	t _{w14}	See figure 3 (30)	9,10,11	01-03	18		
low				04	15		
Pulse width,	t _{w15}	See figure 3 (31)	9,10,11	01-03	18		
HWRTTE low				04	15		
Setup time, HCS	t _{su6}	See figure 3 (32)	9,10,11	01-03	18		
going high				04	15		
Setup time, later of HCS low or	t _{su7}	See figure 3 (33) 10/	9,10,11	01-03	30		
HREAD low to LCLK2 going low				04	25		
Setup time, later of HWRTTE high	t _{su8}	See figure 3 (34) 10/	9,10,11	01-03	30		
or HCS high to LCLK2 going low				04	25		
Hold time, HREAD high after LCLK2 going low	t _{h13}	See figure 3 (35) 11/	9,10,11	All	0		
Hold time, HWRTTE low after LCLK2 going low	t _{h14}	See figure 3 (36) <u>11</u> /	9,10,11	All	0		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	10

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test Syml	Symbol	Symbol Conditions $55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$	Group A subgroups	Device types	L	imits	Unit	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V } \underline{1}/\underline{2}/$ unless otherwise specified		,,	Min	Max		
Setup time, HREAD high to LCLK2	t _{su9}	See figure 3 (37) 10/ 12/	9,10,11	01-03	30		ns	
going low, prefetch read mode				04	25			
Setup time, HCS	t _{su10}	See figure 3 (38)	9,10,11	01-03	18			
going high				04	15			
Delay time, from LCLK1 going high to HRDY high	t _{d4}	See figure 3 (39)	9,10,11	01-03		t _Q +20		
(end of read cycle)					04		t _Q +18	
Delay time, from earlier of HREAD	t _{d5}	See figure 3 (40)	9,10,11	01-03		20		
or \overline{HCS} high to HRDY low				04		18		
Delay time, from	t _{d6}	See figure 3 (41)	9,10,11	01-03		t _Q +15+S		
LCLK2 going low to HDST low				04		t _Q +13.5+S		
Delay time, from LCLK1 going low	t _{d7}	See figure 3 (42)	9,10,11	01-03		t _Q +15		
to HDST high				04		t _Q +13.5		
Setup time, HDST low to HRDY	t _{sul12}	See figure 3 (43)	9,10,11	01-03	t _Q -15			
going high				04	t _Q -13.5			
Delay time, from HRDY going high	t _{d8}	See figure 3 (44)	9,10,11	01-03		2t _Q +15		
to HDST high				04		2t _Q +13.5		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	11

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test	Symbol			Device types		Limits	Unit
		V _{CC} = 4.5 V to 5.5 V <u>1</u> / <u>2</u> / unless otherwise specified			Min	Max	
Delay time, from later of HREAD	t _{d14}	See figure 3 (45)	9,10,11	01-03		25	ns
or HCS low to HRDY high after prefetch				04		20	
Delay time, from later of HCS or	t _{d15}	See figure 3 (46)	9,10,11	01-03		25	
HWRITE low to HRDY high (device ready)				04		20	
Delay time, from earlier of HCS	t _{d16}	See figure 3 (47)	9,10,11	01-03		25	
or HWRTTE high to HRDY low (end of write)				04		20	
Delay time, from LCLK2 going low	t _{d17}	See figure 3 (48)	9,10,11	01-03		t _Q +15+S	
to HOE low				04		t _Q +13.5+S	
Delay time, from LCLK1 going low	t _{d18}	See figure 3 (49)	9,10,11	01-03		t _Q +15	
to HOE high				04		t _Q +13.5	
Hold time CAS, TR/QE, DDIN valid after	t _{h31}	See figure 3 (50)	9,10,11	01-03	-2		
HDST high				04	-2		
Delay time, from HRDY going high	t _{d20}	See figure 3 (51)	9,10,11	01-03		2t _Q +15	
to HOE high				04		2t _Q +13.5	
Access time, CAMD valid after	t _{a1}	See figure 3 (52)	9,10,11	01-03		3t _Q -45	
address valid on LAD				04		3t _Q -37	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	12

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test	Symbol	Symbol Conditions $55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$	Group A subgroups	Device types	Lin	nits	Uni					
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V } \frac{1}{2}$ unless otherwise specified	- Sabgioaps	1,000	Min	Max						
Hold time, CAMD valid after address no longer valid on LAD	t _{h15}	See figure 3 (53)	9,10,11	All	0		ns					
Access time, control valid (LRDY, PGMD,	t _{a2}	See figure 3 (54)	9,10,11	01-03		3t _Q -35+S						
STZE16, BUSFLT) after ALTCH low			04	04		3t _Q -27+S						
Hold time, control (LRDY, PGMD, STZE16, BUSFLT)	t _{h16}	See figure 3 (55)	9,10,11	All	0							
Setup time, LRDY, PGMD, BUSFLT,	t _{su15}	See figure 3 (56)	9,10,11	01-03	20							
STZE16 valid before LCLK2 going high									04 15	15		
Delay time, ALTCH low after LCLK2	t _{d21}	See figure 3 (57)	9,10,11	01-03		t _Q +15						
going high				04		t _Q +13.5						
Delay time, ALTCH high after LCLK1	t _{d22}	See figure 3 (58)	9,10,11	01-03		t _Q +15						
going low				04		t _Q +13.5	-					
Delay time, LAD0- LAD31 address	t _{d23}	See figure 3 (59)	9,10,11	01-03		t _Q +22						
valid after LCLK1				04		t _Q +20						
Hold time, LAD0- LAD31 address	t _{h17}	See figure 3 (60)	9,10,11	01-03	t _Q -15+S							
valid after LCLK2 low				04	t _Q -12+S							
Delay time, LAD0- LAD31 driven after earlier of	t _{d24}	See figure 3 (61)	9,10,11	01-03	t _Q -5+S							
DDIN going low or CAS going high or TR/QE going high				04	t _Q -5+S							
Hold time, LAD0- LAD31 read data valid after earlier of DDIN low or RAS, CAS, or TR/QE high	^t h18	See figure 3 (62)	9,10,11	All	3.5							

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	13

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test	Symbol	Conditions 55° C \leq T _C \leq +125 $^{\circ}$ C	Group A subgroups	Device types		Limits	Uni
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V} \underline{1}/ \underline{2}/$ unless otherwise specified	3.19	91	Min	Max	
Delay time, LAD0- LAD31 data valid after LCLK2	t _{d25}	See figure 3 (63)	9,10,11	01-03		t _Q +22+S	ns
going low (write)				04		t _{Q+22+S}	
Hold time, LAD0- LAD31 data valid	t _{h19}	See figure 3 (64)	9,10,11	01-03	t _Q -15		
after LCLK2 low (write)				04	t _{Q-13.5}		
Delay time, RCA0- RCA12 row address valid after LCLK1 going high	t _{d26}	See figure 3 (65)	9,10,11	All		t _Q +22	
Delay time, LAD0- LAD31 column	column	See figure 3 (66)	9,10,11	01-03		t _{Q+22+} S	
address valid after LCLK2 going low					04		t _{Q+20+S}
Hold time, RAC0- RCA12 address	t _{h20}	t _{h20} See figure 3 (67) 9,10,	9,10,11	01-03	t _Q -15		
valid after LCLK2 low				04	t _{Q-13.5}		
Delay time, DDIN high after LCLK1	t _{d28}	See figure 3 (68)	9,10,11	01-03		t _Q +15	
going high				04		t _{Q+13.5}	
Delay time, DDIN low after LCLK1	t _{d29}	See figure 3 (69)	9,10,11	01-03		t _{Q+15}	
going low				04		t _{Q+13.5}	
Delay time, DDOUT low after LCLK1	t _{d30}	See figure 3 (70)	9,10,11	01-03		t _{Q+15}	
going high				04		t _{Q+13.5}	
Delay time, DDOUT high after LCLK1	t _{d31}	See figure 3 (71)	9,10,11	01-03		t _{Q+15}	
going low				04		t _{Q+13.5}	
Delay time, DDOUT low after LCLK2	t _{d32}	See figure 3 (72)	9,10,11	01-03		t _{Q+15+S}	
going low				04		t _{Q+13.5+S}	
Setup time, LAD0- LAD31 data valid before ALTCH	t _{su16}	See figure 3 (73)	9,10,11	01-03	t _Q -16		
going low				04	t _{Q-13.5}		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	14

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test	Symbol	Conditions 55° C \leq T $_{\text{C}} \leq$ +125 $^{\circ}$ C	Group A subgroups	Device types		Limits	Un
		V _{CC} = 4.5 V to 5.5 V <u>1</u> / <u>2</u> / unless otherwise specified			Min	Max	
Enable time, data	I CIII		9,10,11	01-03		2t _Q -20	ns
valid after DDIN high		<u>13</u> /		04		2t _Q -17	
Disable time, data high-impedance	t _{dis1}	See figure 3 (75) 13/ 4/	9,10,11	01-03		t _Q -12+S	
after DDIN low			04		t _Q -10+S		
Delay time, RAS low after LCLK1	t _{d33}	See figure 3 (76)	9,10,11	01-03		t _Q +12+S	
going low				04		t _Q +10+S	
Delay time, RAS high after LCLK1	t _{d34}	See figure 3 (77)	9,10,11	01-03		t _Q +12	
going low				04		t _Q +10	
Delay time, CAS low after LCLK1	t _{d35}	See figure 3 (78)	9,10,11	01-03		t _Q +12	
going high				04		t _Q +10	
Delay time, CAS high after LCLK1	t _{d36}	See figure 3 (79)	9,10,11	01-03		t _Q +12	
going low			04		t _Q +10		
Delay time, WE after LCLK2	t _{d37}	See figure 3 (80)	9,10,11	01-03		t _Q +15+S	
going low				04		t _Q +13.5+S	
Delay time, WE high after LCLK1 going low	t _{d38}	See figure 3 (81)	9,10,11	All		t _Q +15	
Delay time, TR/QE low after LCLK2	t _{d39}	See figure 3 (82)	9,10,11	01-03		t _Q +13.5+S	
going low				04		tQ15+S	
Delay time, TR /QE high after LCLK1	t _{d40}	See figure 3 (83)	9,10,11	01-03		t _Q +15	
going low				04		t _Q +13.5	
Delay time, SF valid after	t _{d41}	See figure 3 (84)	9,10,11	01-03		t _Q +22	
LCLK1 going high				04		t _Q +20	
Delay time, SF valid after	t _{d42}	See figure 3 (85)	9,10,11	01-03		t _Q +22+S	
LCLK2 going low				04		t _Q +20+S	
Delay time, SF high-impedance	t _{d43}	See figure 3 (86) <u>4/</u>	9,10,11	01-03		t _Q +22	
after LCLK2 going low				04		t _Q +20	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	15

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test	Symbol Conditions $55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$		Group A subgroups	Device types			Uni
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V } \frac{1}{2}$ unless otherwise specified		''	Min	Max	
Setup time, row address valid	t _{su17}	See figure 3 (87) 14/	9,10,11	01-03	2t _Q -22		
before RAS going low				04	2t _Q -20		
Hold time, row address valid	t _{h22}	See figure 3 (88) 14/	9,10,11	01-03	t _Q -5+S		
after RAS low	er RAS low	_		04	t _{Q-5+S}		
Setup time, column address valid	t _{su18}	See figure 3 (89)	9,10,11	01-03	t _{Q-22}		
before CAS going low				04	t _{Q-20}		
Hold time, column address valid	t _{h23}	See figure 3 (90)	9,10,11	01-03	t _{Q-15}		
after CAS high				04	t _{Q-13.5}		
Setup time, write data valid	t _{su19}	See figure 3 (91)	9,10,11	01-03	t _{Q-22}		
before CAS going low				04	t _{Q-20}		
Hold time, write data valid after	t _{h24}	See figure 3 (92)	9,10,11	01-03	t _{Q-15}		
CAS high					t _{Q-13.5}		
Access time, data- in valid after	t _{a3}	See figure 3 (93)	9,10,11	01-03		4t _Q -8+S	
RAS low (assuming maximum transition time				04		4t _{Q-8+S}	
Access time, data- in valid after	t _{a4}	See figure 3 (94)	9,10,11	All		2t _{Q-8}	
CAS going low							
Access time, data- in valid after	t _{a5}	See figure 3 (95)	9,10,11	01-03		3t _{Q-20}	
column address valid				04		3t _{Q-12}	
Setup time, write low before CAS	t _{su20}	See figure 3 (97)	9,10,11	01-03	t _Q -15		
going low (on write cycles)				04	t _{Q-13.5}		
Pulse width,	t _{w16}	See figure 3 (98)	9,10,11	01-03	4t _{Q-12+S}		
KASTIIGII				04	4t _{Q-10+S}		
Pulse width, RAS low	t _{w17}	See figure 3 (99) 15/	9,10,11	01-03	4nt _{Q-12+S}		
NAO IOW		<u></u> ,		04	4nt _{Q-4+S}		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	16

Test	Symbol	Conditions 55° C \leq T _C \leq +125 $^{\circ}$ C	Group A subgroups	Device types	Lir	nits	Un
		V _{CC} = 4.5 V to 5.5 V <u>1</u> / <u>2</u> / unless otherwise specified			Min	Max	
Pulse width,	t _{w18}	See figure 3 (100)	9,10,11	01-03	2t _Q -12		ns
CAS high				04	2t _Q -10		
Pulse width,	t _{w19}	See figure 3 (101)	9,10,11	01-03	2t _Q -12		
CAS low				04	2t _Q -8		
Delay time, RAS	t _{d44}	See figure 3 (102)	9,10,11	01-03	4t _Q -12		
low to CAS going high				04	4t _Q -4+S		1
Delay time, CAS	t _{d45}	See figure 3 (103)	9,10,11	01-03	2t _Q -15		
low to \overline{RAS} going low				04	2t _Q -13.5		1
Delay time, RAS	CAS	See figure 3 (104)	9,10,11	01-03	2t _Q -15+S		1
high to CAS going low			04	2t _Q -13.5+S		Ī	
Access time, GT	t _{a6}	See figure 3 (105) 16/	9,10,11	01-03		2t _Q -40	1
valid after \overline{RO} and $\overline{R1}$ valid			16/	04		2t _Q -30	
Setup time, GT valid before	t _{su21} See figure 3 (j) <u>16</u> /		9,10,11	01-03	40		
LCLK1 no longer low			04	35			
Hold time, GT valid after LCLK1 going high	t _{h25}	See figure 3 (106)	9,10,11	All	0		
Delay time, LCLK2	t _{d47}	See figure 3 (107)	9,10,11	01-03		t _Q +15	
goinghigh to $\overline{R0}$ or $\overline{R1}$ valid			04		t _Q +13.5		
Delay time, LCLK2		9,10,11	01-03	t _Q -15			
high to $\overline{R0}$ or $\overline{R1}$ no longer valid		<u>4</u> /		04	t _Q -13.5		
Delay time, LAD and RCA high-	t _{d49}	See figure 3 (109)	9,10,11	01-03		t _Q +22+S	
impedance after LCLK2 going low				04		t _Q +20+S	
Delay time, LAD and RCA valid	t _{d50}	See figure 3 (110)	9,10,11	01-03		t _Q +22	
after LCLK1 going high				04		t _Q +20	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	17

 ${\sf TABLE\ I.\ } \underline{\sf Electrical\ performance\ characteristics} \text{ - continued.}$

Test	Symbol	Conditions $55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$	Group A subgroups	Device types		Limits	Uni
		V _{CC} = 4.5 V to 5.5 V <u>1</u> / <u>2</u> / unless otherwise specified	Subgroups	typoo	Min	Max	
Delay time, ALTCH, RAS, CAS, WE, TR/QE, HOE, AND	AS, WE, <u>4</u> /		9,10,11	01-03		t _{Q+} 15	ns
HDST high- impedance after LCLK1 going high				04		t _{Q+} 13.5	
Delay time, ALTCH, RAS, CAS, WE, TR7QE, HOE, AND	t _{d52}	See figure 3 (112)	9,10,11	01-03		t _{Q+} 15+S	
HDST high- impedance after LCLK2 going low				04		t _{Q+} 13.5+S	
Delay time, DDIN high-impedance	t _{d53}	See figure 3 (113) <u>4</u>	9,10,11	01-03		t _{Q+} 15	
after LCLK1 going high				04		t _{Q+} 13.5	
Delay time, DDIN low after LCLK2	t _{d54}	See figure 3 (114)	9,10,11	01-03		t _{Q+} 15+S	
going low				04		t _{Q+} 13.5+S	
Delay time, DDOUT high-impedance	t _{d55}	See figure 3 (115) <u>4</u> /	9,10,11	01-03		t _{Q+} 15+S	
after LCLK2 going low				04		t _{Q+} 13.5+s	
Delay time, DDOUT high after LCLK2	t _{d56}	See figure 3 (116)	9,10,11	01-03		t _{Q+} 15+S	
going low				04		t _{Q+} 13.5+S	
Period, video	t _{c3}	See figure 3 (117)	9,10,11	01-03	35	50	
serial clock SCLK				04	25	50	
Pulse width,	t _{w20}	See figure 3 (118)	9,10,11	01-03	12		
SCLK high				04	10		
Pulse width,	t _{w21}	See figure 3 (119)	9,10,11	01-03	12		
SCLK low				04	10		
Transition time (rise and fall), SCLK	t _{t4}	See figure 3 (120) <u>4</u> /	9,10,11	All	2	5	
Period, video input clock VCLK	t _{c4}	See figure 3 (123)	9,10,11	All	62.5	100	
Pulse width, VCLK high	t _{w22}	See figure 3 (124)	9,10,11	All	28		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	18

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions $55^{\circ} \text{ C} \leq \text{T}_{\text{C}} \leq +125^{\circ} \text{ C}$	Group A subgroups	Device types	Lim	nits	Unit
		V _{CC} = 4.5 V to 5.5 V <u>1</u> / <u>2</u> / unless otherwise specified		,,	Min	Max	
Pulse width, VCLK low	t _{w23}	See figure 3 (125)	9,10,11	All	28		ns
Transition time (rise and fall), VCLK	t _{t5}	See figure 3 (126) <u>4/</u>	9,10,11	All	2	5	
Delay time, VCLK low to HSYNC, VSYNC, CSYNC/ HBLNK or CBLNK/ VBLNK low	t _{d57}	See figure 3 (127)	9,10,11	All		40	
Delay time, VCLK low to HSYNC, VSYNC, CSYNC/ HBLNK or CBLNK/ HCVBLNK high	t _{d58}	See figure 3 (128)	9,10,11	All		40	
Hold time, VCLK going low to HSYNC, VSYNC, CSYNC/ HBLNK or CBLNK/VBLNK going low	t _{h26}	See figure 3 (129) <u>4</u> /	9,10,11	All	0		
Hold time, VCLK going low to HSYNC, VSYNC, CSYNC/ HBLNK or CBLNK/VBLNK going high	t _{h27}	See figure 3 (130) <u>4</u> /	9,10,11	All	0		
Setup time, HSYNC, VSYNC, CSYNC low to VLCK going high	t _{su22}	See figure 3 (131) <u>17</u> /	9,10,11	All	20		
Setup time, HSYNC, VSYNC, CSYNC high to VLCK going high	t _{su23}	See figure 3 (132) <u>17</u> /	9,10,11	All	20		
Hold time, HSYNC, VSYNC, CSYNC valid after VCLK high	t _{h28}		9,10,11	All	20		
Setup time, LTNT1 or LTNT2 low	t _{su24}	See figure 3 (134) 18/	9,10,11	01-03	t _{Q+45}		
before LCLK2 going high				04	t _Q +40		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	19

TABLE I. Electrical performance characteristics - continued.

Test	, , , , , , , , , , , , , , , , , , , ,		nbol Conditions Group A 55° C \leq T _C \leq +125 $^{\circ}$ C subgroups		Lin	nits	Unit
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V } \underline{1}/\underline{2}/$ unless otherwise specified			Min	Max	
Pulse width, LTNT1 or LTNT2 low	t _{w24}	See figure 3 (135) 19/	9,10,11	All	8t _Q		ns
Delay time, LCLK1	t _{d59}	See figure 3 (136)	9,10,11	01-03		30	
going high to HTNT valid				04		25	
Setup time, EMU0- EMU2 valid to	t _{su25}	See figure 3 (137)	9,10,11	01-03	30		
LCLK1 going high				04	25		
Hold time, EMU0- EMU2 valid after LCLK1 going high	t _{h29}	See figure 3 (138)	9,10,11	All	0		
Delay time, EMU3	t _{d60}	See figure 3 (139)	9,10,11	01-03		25	
LCLK1 low				04		20	
Hold time, LCLK2 high before EMU3	t _{h30}	See figure 3 (140)	9,10,11	01-03	t _Q -15		
not valid				04	t _Q -13.5		

- 1/ All test to be performed at worst-case test condition unless otherwise specified.
- $\underline{2}$ / t_Q = quarter cycle, nt_Q = An integral number of quarter cycles. $S = t_Q$ if using the clock stretch, 0 ns if otherwise.
- 3/ EMU0-2 will not be connected in a typical configuration. Nominal pull-up current for EMU0-2, $\overline{\text{HREAD}}$ and $\overline{\text{HWRTTE}}$ will be 600 μ A.
- 4/ These values are based on characterization or computer simulation and are not tested.
- 5/ These timings are required only to synchronize the device to a particular quarter cycle.
- 6/ The initial reset pulse on powerup must remain valid until all internal states have been initialized. Resets applied after the device has been initialized need to be present only long enough to be recognized by the internal logic; the internal logic will maintain an internal reset until all internal states have been initialized (34 LCLK1 cycles).
- Parameter t_{d1} (9) is the maximum amount by which the RESET low-to-high transition can be delayed after the start of the HCS low-to-high transition and still guarantee that the device is configured to run in the self-bootstrap mode (HLT bit = 0) following the end of reset.
- 8/ This is a functional minimum and is not tested. This parameter may also be specified as 4t_Q.
- These parameters are common to all output signals from the device unless otherwise specifically given. They are intended as an aid to estimate the timing requirements. Please reference the specific numbered parameter for actual times. "n" is an integral number of quarter cycles.
- 10/ Setup time to insure recognition of input on this clock edge.
- 11/ Hold time required to guarantee response on next clock edge. These values are based on computer simulation and are not tested.
- 12/ When the device is set for block reads, use the deassertion of HREAD to request a local memory cycle at the next sequential address location.
- 13/ DDIN is used to control LAD bus buffers between the device and local memory. Parameter t_{en1} (74) references the time for these data buffers to go from a high-impedance state to an active level. Parameter t_{dis1} (75) references the time for the buffers to go from an active level to the high-impedance state.
- $\underline{14}$ / Parameters t_{su17} (87) and t_{h22} (88) also apply to \overline{WE} , $\overline{TR7QE}$, and \overline{SE} relative to \overline{RAS} .
- 15/ S' = 2t_Q when using the clock stretch since both the address cycle and read cycle of a read-modify-write will be stretched, 0 ns otherwise.
- 16/ These timings must be met to insure that the GI input is recognized on this clock cycle.
- 17/ Setup and hold times on asynchronous inputs are required only to guarantee recognition at indicated clock edges.
- 18/ Although TTNT1 and TTNT2 may be asynchronous to the device, this setup insures recognition of the interrupt on this clock edge.
- 19/ This pulse duration minimum insures that the interrupt is recognized by internal logic; however, the level must be maintained until it has been acknowledged by the interrupt service routine.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 20

Device							
types		01,02,0	3 AND 04				
Case							
outline				Χ			
	T	T	T	T			
Terminal number	Terminal symbol						
Humber	Symbol	Hullibel	Syllibol	Humber	Syllibol	Humber	Symbol
A1	Vss	C9	RCA8	J1	EMU0	N15	LAD17
A2	ALTCH	C10	RCA12	J2	GΤ	P1	Vcc
A3	CBLNK/VBLNK	C11	LAD30	J3	EMU1	P2	HWRITE
A4	HSYNC	C12	Vss	J13	LAD4	P3	HCS
A5	TR/QE	C13	Vss	J14	Vcc	P4	HA30
A6	RCA2 RCA3	C14 C15	Vcc LAD26	J15	LAD5	P5 P6	HA27 HA24
A7 A8	Vcc	D1	RAS	K1 K2	EMU2 RESET	P6	HA24 HA22
A9	RCA6	D2	CAS2	K3	LTNT2	P8	HA18
A10	RCA7	D3	Vss	K13	Vss	P9	HA14
A11	RCA10	D4	NC	K14	LAD3	P10	HA13
A12	SCLK	D13	LAD28	K15	LAD20	P11	HA10
A13	LAD15	D14	LAD11	L1	LTNT1	P12	HA7
A14	LAD29	D15	LAD10	L2	CAMD	P13	HA5
A15	Vss	E1	R1	L3	LRDY	P14	HBS0
B1 B2	CAS3 WE	E2 E3	Vcc CAS1	L13 L14	LAD1 LAD2	P15 R1	LAD0 HREAD
B3	Vss	E13	LAD27	L14	LAD2 LAD19	R2	HA31
B4	CSYNC/HBENK	E14	LAD27 LAD25	M1	BUSFLT	R3	HA28
B5	VSYNC	E15	LAD9	M2	PGMD	R4	HA26
B6	RCA0	F1	HRDY	M3	VCLK	R5	HA23
B7	RCA1	F2	RO	M13	Vss	R6	HA20
B8	RCA5	F3	Vss	M14	LAD16	R7	HA19
B9	RCA9	F13	LAD24	M15	LAD18	R8	HA17
B10	RCA11	F14	LAD8	N1	STZE16	R9	HA16
B11 B12	LAD31 LAD14	F15 G1	Vss HTNT	N2 N3	Vcc CLKIN	R10 R11	HA15 HA11
B13	Vcc	G2	HOE	N4	Vss	R12	HA9
B14	LAD13	G3	HDST	N5	HA29	R13	HA8
B15	LAD12	G13	LAD7	N6	HA25	R14	HBS3
C1	CAS0	G14	Vss	N7	HA21	R15	Vss
C2	Vcc	G15	LAD23	N8	Vss		
C3	DDOUT	H1	LCKL1	N9	Vss		
C4	DDIN	H2	EMU3	N10	HA12		
C5 C6	Vss SF	H3 H13	LCLK2 LAD22	N11 N12	HA6 HBS2		
C6	RCA4	H13	LAD22 LAD21	N12 N13	HBS2 HBS1		
C8	Vss	H15	LAD21	N14	Vcc		

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	21

Device types	01,02,03 and 04						
Case outline		Υ					
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33	CAS3 CAS2 CAS1 CAS0 Vcc RAS Vss R0 R1 HOE HDST HRDY HTNT EMU3 LCLK1 LCLK2 EMU1 EMU0 EMU2 GT RESET LTNT2 LTNT1 CAMD BUSFLT STZE16 PGMD LRDY Vcc VCLK CLKIN HWRTTE HREAD	34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66	HCS HA31 HA30 HA29 HA28 HA27 HA26 HA25 HA24 HA23 HA22 HA21 HA20 HA19 HA18 HA17 Vss HA16 HA15 HA14 HA13 HA12 HA11 HA10 HA9 HA8 HA7 HA6 HA5 HBS3 HBS2 HBS1 HBS0	67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99	LAD0 LAD16 LAD17 LAD2 LAD18 Vss LAD3 LAD19 Vcc LAD4 LAD20 LAD5 LAD21 LAD6 LAD22 LAD7 LAD23 Vss Vss LAD8 LAD24 LAD9 LAD25 LAD10 LAD26 LAD11 LAD27 Vcc LAD11 LAD27 Vsc LAD12 LAD28 Vss LAD13	100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 131	LAD29 LAD14 LAD30 LAD15 LAD31 SCLK RCA12 RCA11 RCA10 RCA9 RCA8 RCA7 RCA6 RCA5 VCC VSS RCA4 RCA3 RCA2 RCA1 RCA0 SF TR/QE VSYNC HSYNC CBLNK/VBLNK CSYNC/HBLNK VSS VSS ALTCH DDIN DDOUT WE

FIGURE 1. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	22





FIGURE 2. Functional block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 23

Signal transition levels




NOTE: 2.2 V for BUSFLT, VCLK, LRDY PGMD, SIZE16. 3 V for CLKIN.

TTL-level inputs



Note: For timing measurements, a V_{OL} trip level of 1.0 V is used at 25° C and 125° C, and 1.5 V is used at -55° C.

TTL-level output



NOTE: I_{OL} = 2 mA (all outputs) I_{OH} = 400 µA (all outputs) V_{LOAD} = 1.5 V C_{LOAD} = 80 pF typical load circuit capacitance

Test load circuit

FIGURE 3. Load circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 24

CLKIN and \overline{RESET} timing requirements






FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	25






Note: Although LCLK1 and LCLK2 are derived from CLKIN, no timing relationship between CLKIN and the local clocks is to be assumed, except the period of the local clocks is four times the period of CLKIN.

FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 26

Output signal characteristics



indicates the point at which the signal has attained a valid level.

FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	27

Host interface timing requirements






FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 28




Host interface timing (block read cycle)



Note: Although HCS, HREAD, and HWRITE may be totally asynchronous to the device, cycle reponses to the signals are determined by local memory cycles.

FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 30






FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 31






FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 32

Local bus timing




FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 33




FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 34

\overline{CAS} -before- \overline{RAS} refresh: \overline{RAS} and \overline{CAS} 0- \overline{CAS} 3

| 01 | 02 | 03 | 04 | 01 | 02 | 03 | 04 | 01 | 02 | 03 | 04 | 01 |





FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 35

Multiprocessor interface timing: \overline{GT} , \overline{ALTCH} , \overline{RAS} , $\overline{R0}$, and $\overline{R1}$


| 04 | 01 | 02 | 03 | 04 | 01 | 02 | 03 | 04 | 01 | 02 | 03 | 04 | 01 |



Note: For the device to gain control of the local bus during a given cycle, its \overline{GT} pin must be low at the start of Q1 (indicating that the bus arbitration logic is granting the bus to this processor).

FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 36







FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	37

Video shift clock timing: SCLK



Video interface timing: VCLK and video outputs





FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 38

Video interface timing: External sync inputs



Notes:

- 1. If the falling edge of the sync signal occurs more than $t_{h(VCKH-SV)}$ after VCLK edge A and at least t_{SU} (SL-VCKH before edge B, the transition will be detected at edge B instead of edge A.
- 2. If the fallind edge of the sync signal occurs more than $t_{h(VCKH-SV)}$ after VCLK edge C and at least $t_{SU(SH-VCKH+1)}$ before edge D, the transition will be detected at edge D instead of edge C.

Interrupt timing: $\overline{L} \overline{I} \overline{N} \overline{T} 1$ and $\overline{L} \overline{I} \overline{N} \overline{T} 2$






FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 39





Emulator interface timing




FIGURE 3. Load circuit and waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	40

- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ} C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B
 of MIL-I-38535.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing. For device classes Q and V only, the electrical subgroup requirements specified in Table II herein are the baseline requirements but may be modified in the device manufactureres approved QM plan.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - c. Subgroup 4 (C_{IN} and C_{OUT}) shall be measured only for the initial test and after process or design process or design changes which may affect capacitance. A minimum sample size of five devices with zero rejects shall be required.
 - 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91623
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	41

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - b. $T_A = +125^{\circ} C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-I-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 2, 3		1, 2, 3
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, <u>1</u> / 9, 10, 11	1, 2, 3, 7, <u>1</u> / 8, 9, 10, 11	1, 2, 3, 7 <u>2</u> / 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)			

^{1/} PDA applies to subgroup 1.

- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-I-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 42

^{2/} PDA applies to subgroups 1 and 7.

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, R, and H and for device class M shall be M and D.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25° C ±5° C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

5. PACKAGING

- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331 and as follows.

NAME I/O DESCRIPTION LOCAL MEMORY INTERFACE

ALTCH O Address latch. The high-to-low transitions of ALTCH can be used to capture the address and status present on the LAD signals. A transparent latch will maintain the current address and status as long as ALTCH remains low.

BUSFLT I Bus fault. External logic asserts BUSFLT high to the device to indicate that an error or fault has occurred on the current bus cycle. BUSFLT is also used with LRDY to generate externally requested bus cycle retries so that the entire memory address is presented again on the LAD pins. In the emulation mode, BUSFLT is used for write protecting mapped memory (by disabling CAS outputs for the current cycle).

DDIN O <u>Data bus direction in enable</u>. This active-high output is used to drive the active-high output-enables on bidirectional transceivers. The transceivers buffer data input and output on the LAD0-LAD31 pins when the device is interfaced to several memories.

DDOUT O <u>Data bus direction output-enable</u>. This active-low signal drives the active-low output-enables on bidirectional transceivers. The transceivers buffer data input and output on the LAD0-LAD31 pins.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-91623
	REVISION LEVEL C	SHEET 43

LAD0-LAD31	I/O	32-bit multiplexed local address/data bus. At the beginning of a memory cycle, the word address is output on LAD4-LAD31 and the cycle status is output on LAD0-LAD3. After the address is presented, LAD0-LAD31 are used for transferring data within the system. LAD0 is the LSB and LAD31 is the MSB.			
LRDY	I	<u>Local ready</u> . External circuitry drives this signal low to inhibit the device from completing a local-memory cycle it has initiated. While LRDY remains low the device will wait, unless the device loses bus priority or is given an external RETRY request (through the BUSFLT signal). Wait states are generated in increments of one full LCLK1 cycle. LRDY can be driven low to extend local-memory read and write cycles, VRAM serial-data-register transfer cycles, and DRAM refresh cycle. During internal cycles, the device ignores LRDY.			
PGMD	I	Page mode. The memory decode logic asserts this signal low if the currently addressed memory supports burst (page mode) accesses. Burst accesses occur as a series of CAS cycles from a single RAS cycle to memory. LRDY is used with BUSFLT to describe the cycle termination status for a memory cycle. PGMD is also used in emulation mode for mapping memory.			
STZE16	Bus size. The memory decode logic may pull this signal low if the currently addressed memory or port supports only 16-bit transfers. STZE16 can also be used to determine which 16 bits of the data bus are used for a data transfer. In the emulation mode, STZE16 is used to select the size of mapped memory.				
DRAM and VRAM CONTROL					
CAMD	AMD I <u>Column-address mode</u> . This input dynamically shifts the column address on the RCA0-RCA12 bus to allow the mixing of DRAM and VRAM address matrices using the same multiplexed address RCA0-RCA12 signals.				
CASO-CAS3	0	4 column-address strobes. The CAS outputs drive the CAS inputs of DRAMs and VRAMs. These signals strobe the column address on RCA0-RCA12 to the memory. The four CAS strobes provide byte write-access to the memory.			
RAS	0	Row-address strobe. The RAS output drives the RAS inputs of DRAMs and VRAMs. This signal strobes the row address on RCA0-RCA12 to memory.			
RCA0-RCA12	RCA0-RCA12 O 13 multiplexed row-address/column-address signals. At the beginning of a memory-access cycle, the row address for DRAMs is present on RCA0-RCA12. The row address contains the most significant address bits for the memory. As the cycle progresses, the memory column address is placed on RCA0-RCA12. The addresses that are actually output during row and column times depend on the memory configuration (set by RCM0 and RCM1 in the CONFIG register) and the state of CAMD during the access. RCA0 is the LSB and RCA12 is the MSB.				e most significant s is placed on RCA0- nd on the memory
SF	0	Special-function pin. This is the speci load write mask, load color mask, and instructions and addresses for the cop	write using write r	mask. This signal is also use	ed to differentiate
TR/QE	0	<u>Transfer/output-enable</u> . This signal d cycle, <u>TR/QE</u> functions as an active-le special VRAM function cycles, <u>TR/QE</u>	ow output-enable t	to gate from memory to LAD	
WE O Write enable. The active low WE output drives the WE inputs of DRAMs and VRAMs. WE can also be used as the active-low write-enable to static memories and other devices connected to the local interface of the device. During a local-memory read cycle, WE remains inactive high while CAS is strobed active low. During a local-memory write cycle, WE is strobed active low before CAS. During VRAM serial-data-register transfer cycles, the state of WE at the falling edge of RAS controls the direction of the transfer.					
		STANDARD CIRCUIT DRAWING	SIZE A		5962-91623
	NSE SUP	PLY CENTER COLUMBUS JS, OHIO 43216-5000		REVISION LEVEL C	SHEET 44

HOST INTERFACE					
HA5-HA31	I	27 host-address input signals. A host can access a long word by placing the address on these lines. HA5-HA31 correspond to the LAD5-LAD31 signals that output the address to the local memory.			
HBS0-HBS3	I	4 host byte-selects. The byte-selects in	identify which byte	es within the long word are b	eing selected.
HCS	I	Host chip select. A host drives this signal low to latch the current host address present on HA5-HA31 and the host byte-selects on HBS0-HBS3. This signal also enables host access cycles to the device I/O registers or local memory. During the low-to-high transition of RESET, the level on the HCS input determines whether the device is halted (HCS is high for host-present mode) or whether it begins executing it's reset service routine (HCS is low for self-bootstrap mode).			
HDST	0	Host data latch strobe. The rising edg to the external host data latch on host that data is valid in the external data la	read access. It ca		
HTNT	0	Host interrupt. This signal allows the of HSTCTLL I/O register. This signal can due to a host access cycle.			
HOE	0	Host data latch output-enable. This signal enables data from host data latches to the device local address space on host write cycles. HOE can be used in conjunction with HRDY to indicate data has been written to memory from the external data latch.			
HRDY	0	Host ready. This signal is normally low and goes high to indicate that the device is ready to complete a host-initiated read or write cycle. If the device is ready to accept the access request, HRDY is driven high and the host can proceed with the access. A host can use HRDY logically combined with HDST and HOE to determine when the local bus access cycles have completed.			
HREAD	I	Host read strobe. This signal is driven low during a read request from a host processor. This notifies the device that the host is requesting access to the I/O registers or to local memory. HREAD should not be asserted at the same time the HWRTTE is asserted.			
HWRTTE	I	Host write strobe. This signal is driven low to indicate a write request by a host processor. This identifies the device that a write request is pending. The rising edge of HWRTTE is used to indicate that the host has latched data to be written in the external data transceivers. should not be asserted at the same time HREAD is asserted.			
		SYSTEM	CONTROL		
CLKIN	I	Clock Input. This system input clock of functions in the device are synchronous video timing and video registers.			
LCLK1, LCLK2	0	Local output clocks. These two clocks convenient synchronous control of ext device (except the CRT timing signals)	ternal circuitry to th	ne internal timing. All signals	
Local inteterupt requests. Interrupts from external devices are transmitted to this device on LTNT1 and LTNT2. Each local interrupt signal activates the request from one of two interrupt request level. An external device generates an interrupt request by driving the appropriate interrupt request pin to its active (low) state. The signal should remain low until the device recognizes it. These signals can be applied asynchronously to the device as they are synchronized internally before use.				equest level. An quest pin to its e signals can be	
		STANDARD CIRCUIT DRAWING	SIZE A		5962-91623
DEFENS	E SUP	PLY CENTER COLUMBUS		REVISION LEVEL	SHEET

REVISION LEVEL C

45

COLUMBUS, OHIO 43216-5000

RESET

System reset. During normal operation, RESET is driven low to reset the device. When RESET is asserted low, the device's internal registers are set to an initial known state and all output and bidirectional pins are driven either to inactive levels or to a high-impedance state. The device's behavior following reset depends on the level of the HCS input just before the low-to-high transition of RESET. If HCS is low, the device begins executing the instructions pointed to by the reset vector. If HCS is high, the device is halted until a host processor writes a 0 to the HLT bit in the HSTCTLL register.

POWER

V_{CC} 1/

Nominal 5-volt power supply inputs. 5 pins on QFP; 9 pins on PGA.

V_{SS} 1/

Electrical ground inputs. 9 pins on QFP; 17 pins on PGA.

EMU0-2

Emulation pins 0-2.

EMU3

O Emulation pin 3.

MULTIPROCESSOR INTERFACE

GΤ

I <u>Bus grant input</u>. External bus arbitration logic drives \overline{GT} low to enable the device to gain access to the local-memory bus. The device must release the bus if \overline{GT} is high so that another device can access the bus.

R1, R0

O <u>Bus request and control</u>. These two signals indicate a request for use of the bus in a multiprocessor system; they are decoded as shown below:

<u>R1</u>	<u>R0</u>	Bus request type
L	L	High-priority bus request
L	Н	Bus cycle termination
Н	L	Low priority bus request
Н	Н	No bus request pending

A high-priority bus request provides for VRAM serial-data-register transfer cycles (midline or blanked), DRAM refresh (when 12 or more refresh cycles are pending), or a host-initiated access. The external arbitration logic should grant the request as soon as possible by asserting \overline{GT} low.

A low-priority bus request is used to provide for CPU-requested access and DRAM refresh (when less than 12 refresh cycles are pending).

Bus cycle termination status is provided so that the arbitration logic can determine that the device currently accessing the bus is completing an access and other devices may compete for the next bus cycle. A no bus request pending status is output when the currently active device does not require the bus on subsequent cycles.

VIDEO INTERFACE

CBLNK/VBLNK

O <u>Composite blanking/vertical blanking</u>. This signal can be programmed to select one of two blanking functions:

<u>Composite blanking</u> for blanking the display during both horizontal and vertical retrace in composite-sync video mode.

<u>Vertical blanking</u> for blanking the display during vertical retrace in separate-sync-video mode.

Immediately following reset, this signal is configured as a CBENK output.

 $\underline{1}$ / For proper device operation, all V_{CC} and V_{SS} pins must be connected externally.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE A		5962-91623
	REVISION LEVEL C	SHEET 46

CSYNC/HBLNK I/O Composite sync/horizontal blanking. This signal can be programmed to select one of two functions:

<u>Composite sync</u> (either input or output as set by a control bit in the DPYCTL register) in composite-sync video mode:

Input: Extracts HSYNC and VSYNC from externally generated horizontal sync pulses.

<u>Output</u>: Generates active-low composite-sync pulses from either externally generated HSYNC and VSYNC signals or signals generated by the device's on-chip video timers.

Horizontal blank (output only) for blanking the display during horizontal retrace in separate-sync-video mode.

Immediately following reset, this signal is configured as a CSYNC input.

HSYNC

O <u>Horizontal sync</u>. HSYNC is the horizontal sync signal that controls external video circuitry. This signal can be programmed to be either an input or an output by modifying a control bit in the DPYCTL register.

As an output, HSYNC is the active-low horizontal sync signal generated by the device's onchip video timers.

As an input, HSYNC synchronizes the devices's video-control registers to externally generated horizontal sync pulses. The actual synchronization can be programmed to begin at any VCLK cycle; this allows for any external pipelining of signals.

Immediately following reset, HSYNC is configured as an input.

SCLK

<u>Serial data clock</u>. This signal is the same as the signal that drives VRAM serial data registers. This allow the device to track the VRAM serial data register count, providing serial register transfer and midline reload cycles. (SCLK may be asynchronous to VCLK; however, it typically has a frequency that is a multiple of the VCLK frequency).

VCLK

Т

<u>Video clock</u>. This clock is derived from a multiple of the video system's dotclock and is used internally to drive the video timing logic.

VSYNC

I/O Vertical sync. VSYNC is the vertical sync signal that controls external video circuitry. This signal can be programmed to be either an input or an output by modifying a control bit in the DPYCTL register.
As an output, VSYNC is the active-low vertical sync signal generated by the device's on-chip video timers.
As an input, VSYNC synchronizes the devices's video-control registers to externally generated vertical sync pulses. The actual synchronization can be programmed to begin at any horizontal line; this allows for any external pipelining of signals.

Immediately following reset, VSYNC is configured as an input.

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN under new system	Manufacturing source listing	Document <u>listing</u>
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-91623
		REVISION LEVEL C	SHEET 47

6.7 Sources of supply.			
6.7.1 <u>Sources of supply for device classes Q and V</u> . Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.			
6.7.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.			
$\underline{1}/$ For proper device operation, all V_{CC} and V_{SS} pins must b	e connected exte	ernally.	
STANDARD	SIZE A		5962-91623
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C C	48

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 95-03-25

Approved sources of supply for SMD 5962-91623 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-9162301MXX	<u>2</u> /	SMJ34020-28GBM
5962-9162301MYX	<u>2</u> /	SMJ34020-28HTM
5962-9162302MXX	<u>2</u> /	SMJ34020-30GBM
5962-9162302MYX	<u>2</u> /	SMJ34020-30HTM
5962-9162303MXX	01295	SMJ34020AGBM32
5962-9162303MYX	01295	SMJ34020AHTM32
5962-9162304MXX	01295	SMJ34020AGBM40
5962-9162304MYX	01295	SMJ34020AHTM40

^{1/ &}lt;u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

2/ Not available from an approved source of supply.

Vendor CAGEVendor namenumberand address

01295

Texas Instruments, Incorporated 13500 North Central Expressway

> P.O. Box 655303 Dallas, TX 75265

Point of contact: I-20 at FM 1788 Midland, TX 79711-0448

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.